Conference And Workshop Publications

  1. A. Y. Sarhan and S. Carr. Protecting Sensitive Data in Clouds Using Active Data Bundles and Agent-Based Secure Multiparty Computation, To appear in Proceedings of the 4th IEEE International Conference on Cyber Security and Cloud Computing (IEEE CSCloud 2017).
  2. M. Wang, J. Mayo, C.-K. Shene, S. Carr and C. Wang.  UNIXVisual: A Visualization Tool for Teaching UNIX Permissions. To appear In Proceedings of the Twenty-second Annual ACM SIGCSE Conference on Innovation and Technology in Computer Science Education, July 2017.
  3. P. Bonamy, S. Carr and J. Mayo. Toward a Mandatory Integrity Protection System, In Proceedings of the Thirty-first International Conference on Computers and Their Applications, Las Vegas, NV, April 4-6, 2016.
  4. M. Wang, J. Mayo, C.-K. Shene, T. Lake, S. Carr and C. Wang. RBACVisual: A Visualization Tool for Teaching Access Control using Role-based Access Control, To appear In Proceedings of the Twentieth Annual ACM SIGCSE Conference on Innovation and Technology in Computer Science Education, Vilnius, Lithuania, July 6-8,2015.
  5. M. Wang, S. Carr, J. Mayo, C.-K. Shene and C. Wang.  MLSVisual: A Visualization Tool for Teaching Access Control using Multi-Level Security, In Proceedings of the Nineteenth Annual ACM SIGCSE Conference on Innovation and Technology in Computer Science Education, Uppsala, Sweden, June 23-25, 2014.
  6. S. Vormwald, W. Wang, S. Carr, S. Seidel and Z. Wang. Predicting Remote Reuse Distance Patterns in UPC Applications, In PGAS '10: Proceedings of the Fourth Conference on Partitioned Global Address Space Programming Models, October 2010.
  7. Y. Ma and S. Carr. Register Pressure Guided Unroll-and-Jam, In The 2008 Open64 Workshop, April 6, 2008.
  8. C. Fang, S. Carr, S. Onder and Z. Wang. Feedback-directed Memory Disambiguation Through Store Distance Analysis, In Proceedings of the 20th ACM International Conference on Supercomputing, Queensland, Australia, June 2006.
  9. C. Fang, S. Carr, S. Onder and Z. Wang. Path-based Reuse Distance Analysis, n Proceedings of the 15th International Conference on Compiler Construction, Vienna, Austria, March 2006.
  10. C. Fang, S. Carr, S. Onder and Z. Wang. Instruction Based Memory Distance Analysis and Its Application to Optimization, In Proceedings of the Fourteenth ACM/IEEE International Conference on Parallel Architectures and Compilation Techniques, St. Louis, MO, September 2005.
  11. P. Zhou, S. Onder and S. Carr. Fast Branch Misprediction Recovery in Out-of-order Superscalar Processors, In Proceedings of the 2005 ACM International Conference on Supercomputing, Boston, MA, June 2005.
  12. S. Carr and S. Onder. A Case for a Working-set-based Memory Hierarchy , In Proceedings of the 2005 ACM International Conference on Computing Frontiers, Ischia, Italy, May 2005.
  13. S. Carr and P. Sweany. Automatic Data Partitioning for the Agree Payload Plus Network Processor, In Proceedings of the ACM/IEEE 2004 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, Washington, D.C., September 2004.
  14. Y. Ma, S. Carr and R. Ge. Low-cost Register-pressure Prediction for Scalar Replacement using Pseudo-schedules, In Proceedings of the 2004 International Conference on Parallel Processing, Montreal, Canada, August 15-18, 2004.
  15. C. Fang, S. Carr, S. Onder and Z. Wang. Reuse-distance-based Miss-rate Prediction on a Per Instruction Basis, In Proceedings of the 2004 ACM Workshop on Memory System Performance, Washington, D.C., June 2004.
  16. D. Callahan, S. Carr and K. Kennedy. Retrospective: Improving Register Allocation for Subscripted Variables, In 20 Years of the ACM SIGPLAN Conference on Programming Language Design and Implementation (1979 - 1999): A Selection, Kathryn S. McKinley, Editor, ACM SIGPLAN Notices, Volume 39, Number 4, April 2004.
  17. S. Carr, C. Fang, T. Jozwowski, J. Mayo and C.-K. Shene. ConcurrentMentor: A Visualization System for Distributed Programming Education, In Proceedings of the 2003 International Conference on Parallel and Distributed Processing Techniques and Applications, Las Vegas, NV, June 23-26, 2003.
  18. P. Sweany and S. Carr. "Building a C Compiler Retargetable for DSP Processors", In The 1st Workshop on Optimizations for DSP and Embedded Systems (ODES), San Francisco, California, March 2003.
  19. Y. Qian, S. Carr and P. Sweany. Optimizing Loop Performance for Clustered VLIW Architectures, In Proceedings of the Eleventh IEEE International Conference on Parallel Architectures and Compiler Techniques (PACT-2002), Charlottesville, Virginia, September 22-25, 2002.
  20. Y. Qian, S. Carr and P. Sweany. Loop Fusion for Clustered VLIW Architectures, In Proceedings of the ACM 2002 Joint Conference on Languages, Compilers and Tools for Embedded Systems and Software and Compilers for Embedded Systems, Berlin, Germany, June 19-21, 2002.
  21. S. Carr, P. Chen, T. Jozwowski, J. Mayo and C.-K. Shene. Channels, Visualization and Topology Editor, In Proceedings of the Seventh Annual ACM SIGCSE Conference on Innovation and Technology in Computer Science Education, Aarhus, Denmark, June 24-26, 2002.
  22. D. Sule, S. Carr, and P. Sweany. Evaluating Register Partitioning with Genetic Algorithms, In Proceedings of the Fourth International Conference on Massively Parallel Computing Systems, Ischia, Italy, April 2002.
  23. S. Carr. C.Fang, T. Jozwowski, J. Mayo and C.-K. Shene. A Communication Library to Support Concurrent Programming Courses, In Proceedings of the 33rd ACM SIGCSE Technical Symposium on Computer Science Education, Northern Kentucky, February 2002.
  24. X. Huang, S. Carr and P. Sweany. Loop Transformations for Architectures with Partitioned Register Banks, In Proceedings of the 2001 ACM Workshop on Languages, Compilers and Tools for Embedded Systems (LCTES '2001), Snowbird, Utah, June 22-23, 2001
  25. M. Bedy, S. Carr, S. Onder and P. Sweany. Improving Software Pipelining by Hiding Memory Latency with Combined Loads and Prefetches, In Interaction between Compilers and Computer Architectures, G. Lee and P.- C. Yew ed., Kluwer Academic Publishers, 2001.
  26. J. Hiser, S. Carr and P. Sweany.Global Register Partitioning, In Proceedings of the 2000 IEEE International Conference on Parallel Architectures and Compiler Techniques, Philadelphia, PA, October 15-19, 2000.
  27. S. Carr and C.-K. Shene.A Portable Class Library for Teaching Multithreaded Programming , In Proceedings of the Fifth ACM SIGCSE Annual Conference on Innovation and Technology in Computer Science Education, Helsinki, Finland, July 11-13, 2000.
  28. J. Hiser, S. Carr, P. Sweany, and S.J. Beaty.Register Assignment for Software Pipelining with Partitioned Register Banks  , In Proceedings of the 2000 IEEE International Parallel and Distributed Processing Symposium, Cancun, Mexico, May 1-4, 2000.
  29. M.J. Bedy, S. Carr, X. Huang and C.-K. Shene.A Visualization System for Multithreaded Programming , In Proceedings of the 31st ACM SIGCSE Technical Symposium on Computer Science Education, Austin, TX, March 8-12, 2000.
  30. M.J. Bedy, S. Carr, X. Huang and C.-K. Shene.The Design and Construction of a User-Level Kernel for Teaching Multithreaded Programming , In Proceedings of the 1999 ASEE/IEEE Frontiers in Education, San Juan, Puerto Rico, November 10-13, 1999.
  31. S. Jang, S. Carr, P. Sweany, and D. Kuras, A Code Generation Framework for VLIW Architectures with Partitioned Register Files, In Proceedings of the Third International Conference on Massively Parallel Computing Systems, Colorado Springs, Colorado, April 1998.
  32. D. Kuras, S. Carr and P. Sweany. Value Cloning for Architectures with Partitioned Register Banks, In The 1998 Workshop on Compiler Support for Embedded Systems (CASES98), Washington D.C., December 1998
  33. S. Carr and P. Sweany. Improving Software Pipelining with Hardware Support for Self-Spatial Loads, In Proceedings of the Third Workshop on Interaction between Compilers and Computer Architecture (INTERACT-3), San Jose, CA, October 1998.
  34. S. Carr and Y. Guan. Unroll-and-Jam Using Uniformly Generated Sets, In Proceedings of the 30th IEEE International Symposium on Microarchitecture (MICRO-30), Research Triangle Park NC, December 1997
  35. C. Ding, S. Carr, and P. Sweany. Modulo Scheduling with Cache-Reuse Information, Lecture Notes in Computer Science 1300, Springer-Verlag, Proceedings of Europar 97, Passau, Germany, August 1997.
  36. S. Carr. Combining Optimization for Cache and Instruction-Level Parallelism, In Proceedings of the 1996 IEEE International Conference on Parallel Architectures and Compiler Techniques (PACT 96), Boston MA, October 1996
  37. S. Carr, C. Ding and P. Sweany, Improving Software Pipelining with Unroll-and-Jam, In Proceedings of the Twenty-Ninth Annual Hawaii International Conference on System Sciences, Maui HI, January 1996, pp. 183-192.
  38. T. Brasier, P. Sweany, S. Beaty and S. Carr, CRAIG: A Practical Framework for Combining Instruction Scheduling and Register Assignment, In Proceedings of the 1995 IEEE International Conference on Parallel Architectures and Compilation Techniques (PACT 95), Cyprus, June 1995.
  39. S. Carr and R.B. Lehoucq, A Complier Blockable Algorithm for QR Decomposition, In Proceedings of the 7th SIAM Conference on Parallel Processing for Scientific Computing, San Francisco CA, February 1995.
  40. S. Carr, K.S. McKinley and C-W. Tseng, Compiler Optimizations for Improving Data Locality, In Proceedings of the Sixth ACM International Conference on Architectural Support for Programming Languages and Compilers (ASPLOS-VI), San Jose CA, October 1994.
  41. S. Carr and K. Kennedy, Compiler Blockability of Numerical Algorithms, In Proceedings of Supercomputing '92', Minneapolis MN, November 1992.
  42. S. Carr and K. Kennedy, Compiling Scientific Code for Complex Memory Hierarchies, In Proceedings of the Twenty-Fourth Annual Hawaii International Conference on System Sciences, Kauai HI, January 1991.
  43. S. Carr, D. Callahan and K. Kennedy, Improving Register Allocation for Subscripted Variables, In Proceedings of the ACM SIGPLAN 1990 Conference on Programming Language Design and Implementation (PLDI 90), White Plains NY, June 1990.
  44. S. Carr and K. Kennedy, Blocking Linear Algebra Codes for Memory Hierarchies, In Proceedings of the Fourth SIAM Conference on Parallel Processing for Scientific Computing, Chicago IL, December 1989.